

Tutorial Microelectronics III

WS 2019/20

1. Devices in MOS-Technology

Task 1:

Calculation of Capacity of Interconnects and of Square Resistance

The minimum width and the capacity of metal-connection in 0.25 μm CMOS technology is listed in Figure 1.

	Metal1	Metal2	Metal3	Metal4
Minimum Width (μm)	0.25	0.35	0.45	0.50
Area Capacity ($\text{aF}/\mu\text{m}^2$)	30	15	9	7
Perimeter – Capacity ($\text{aF}/\mu\text{m}$)	80	50	40	30

Figure 1: Minimum Width and Capacities of Interconnects

- a) An interconnect with length $1000\mu\text{m}$ and width $1\mu\text{m}$ is necessary in a circuit. The *square resistance* of Metal 1 to 3 is $80\text{m}\Omega/\square$ and of Metal 4 $40\text{m}\Omega/\square$. With which Metal-Interconnect the time delay is minimal?




Figure 1: Layout of Resistors

- b) Determine the nominal-resistance value R_1 and R_2 . The sheet resistance is $30\Omega/\square$, $l_1 = 20\mu\text{m}$, $w_1 = 1\mu\text{m}$, $l_2 = 12\mu\text{m}$ and $w_2 = 3\mu\text{m}$.
- c) The process variation (mask misalignment) is now $0.1\mu\text{m}$. Please determine the range of resistance ratio R_1/R_2 due to this inaccuracy.
- d) How high is the fault if the design parameter (l and w) are doubled? And what is the disadvantage?
- e) Please use a layout method to minimize the fault?